PATENT ABSTRACTS OF JAPAN

(11)Publication number : 06-163823
(43)Date of publication of application : 10.06.1994

(51)Int.Cl. H01L 27/04
H01L 27/092
H03M 1/08

(21)Application number : 05-224360
(22)Date of filing : 09.09.1993

(71)Applicant : TOSHIBA CORP
TOSHIBA MICRO ELECTRON KK
(72)Inventor : MIYATA HARUYUKI
KOIZUMI MASAYUKI

(30)Priority
Priority number : 04256296 Priority date : 25.09.1992 Priority country : JP

(54) SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE

(57)Abstract:
PURPOSE: To provide a semiconductor integrated circuit device, wherein noise generated in a digital circuit part can be reliably interrupted and the mutual interference between a digital circuit and an analog circuit can be sufficiently prevented.
CONSTITUTION: An N-type well region 12 and an N-type well region 14 are provided in a P-type silicon substrate 10, an analog circuit is arranged in the region 12 and a digital circuit is arranged in the region 14 to obtain a bias potential in the substrate 10 from a power supply GND 2 other than a power supply of the digital circuit. According to this constitution, noise generated in the digital circuit stops intruding into the substrate via a power wiring by obtaining the potential in the substrate 10 from the power supply other than the power supply of the digital circuit. As a result, noise generated in a digital circuit part can be reliably interrupted and the mutual intervention between the digital circuit and the analog circuit is sufficiently prevented.



LEGAL STATUS

[Date of request for examination] 27.09.1999

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than